Maxim-integrated DS5001FP Manuale Utente Scaricare il pdf (Pagina 9)

DS5001FP

9 of 26

Figure 5 illustrates a typical memory connection for a system using a 128kB SRAM. Note that in this

configuration, both program and data are stored in a common RAM chip Figure 6 shows a similar system

with using two 32kB SRAMs. The byte-wide address bus connects to the SRAM address lines. The

bidirectional byte-wide data bus connects the data I/O lines of the SRAM.

Figure 5. CONNECTION TO 128k x 8 SRAM

1 2 3 4 5 6 7 8 9 10 11 12 13 14 ... 25 26

Nessun commento

Maxim-integrated DS5001FP Manuale Utente Pagina 9