Maxim-integrated DS4830A Optical Microcontroller Manuale Utente Pagina 103
- Pagina / 240
- Indice
- SEGNALIBRI
Valutato. / 5. Basato su recensioni clienti
DS4830A User’s Guide
103
11.2 – I
2
C Slave Controller Register Description
Following are the registers that are used to control the I
2
C Slave Interface.
11.2.1 – I
2
C Slave Control Register (I2CCN_S)
Bit
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Name
-
-
ADDR4EN
ADDR3EN
ADDR2EN
SMB_MOD
I2CSTREN
I2CGCEN
-
-
I2CACK
I2CSTRS
-
I2CMODE
-
I2CEN
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
Access
r
r
rw
rw
rw
rw
rw*
rw*
r
r
rw*
rw*
r
r
r
rw*
* Unrestricted Read. Unrestricted write access when I2CBUSY=0. Writes to I2CEN are disabled when I2CBUSY=1.
BIT
NAME
DESCRIPTION
15:14
Reserved
Reserved. The user should not write to these bits.
13
ADDR4EN
I
2
C Slave Address 4 Enable: Setting this bit to ‘1’, enables slave address I2CSLA4_S and the I
2
C
controller uses this slave address during the address match event. When this bit is set to ‘0’, disables
slave address I2CSLA4_S.
12
ADDR3EN
I
2
C Slave Address 3 Enable: Setting this bit to ‘1’, enables slave address I2CSLA3_S and the I
2
C
controller uses this slave address during the address match event. When this bit is set to ‘0’, disables
slave address I2CSLA3_S.
11
ADDR2EN
I
2
C Slave Address 2 Enable: Setting this bit to ‘1’, enables slave address I2CSLA2_S and the I
2
C
controller uses this slave address during the address match event. When this bit is set to ‘0’, disables
slave address I2CSLA2_S.
10
SMB_MOD
Slave SMBUS Mode Operation. When this bit is set to a ‘1’, SMBus timeout functionality is enabled
for the I2C slave interface. When this bit is cleared to ‘0’, the SMBus timeout functionality is disabled.
See the SMBUS Timeout section for more details.
9
I2CSTREN
I
2
C Slave Clock Stretch Enable. Setting this bit to '1' stretches the clock (holds SCL low) at the end
of the clock cycle specified in I2CSTRS. Clearing this bit disables clock stretching.
8
I2CGCEN
I
2
C Slave General Call Enable. Setting this bit to '1' enables the I
2
C to respond to a general call
address (address = 0000 0000). Clearing this bit to '0' disables response to general call address.
7:6
Reserved
Reserved. The user should not write to these bits.
5
I2CACK
I
2
C Slave Data Acknowledge Bit. This bit selects the acknowledge bit returned by the I
2
C controller
while acting as a receiver. Setting this bit to ‘1’ generates a NACK (leaving SDA high). Clearing the
I2CACK bit to ‘0’ generates an ACK (pulling SDA LOW) during the acknowledgement cycle. This bit
retains its value unless changed by software or hardware.
4
I2CSTRS
I
2
C Slave Clock Stretch Select. Setting this bit to ‘1’ enables clock stretching after the falling edge of
the 8
th
clock cycle. Clearing this bit to ‘0’ enables clock stretching after the falling edge of the 9
th
clock
cycle. This bit has no effect when clock stretching is disabled (I2CSTREN=0).
3
Reserved
Reserved. The user should not write to this bit.
2
I2CMODE
I
2
C Transfer Mode Select. This bit reflects the actual R/W bit value in current I
2
C transfer and is set
by hardware. The same bit is set by hardware for corresponding slave address register following a
successful slave address match.
1
Reserved
Reserved. The user should not write to this bit.
0
I2CEN
I
2
C Slave Enable. This bit enables the I
2
C Slave function. When set to ’1’, I
2
C Slave communication
is enabled. When cleared to ‘0’, the I
2
C function is disabled.
- DS4830A 1
- Optical Microcontroller 1
- User’s Guide 1
- Contents 2
- DS4830A User’s Guide 10
- SECTION 1 – OVERVIEW 11
- SECTION 2 – ARCHITECTURE 13
- 2.2 – Register Space 14
- 2.3 – Memory Types 15
- 2.5 – Data Alignment 22
- 2.6 – Reset Conditions 22
- 2.7 – Clock Generation 24
- INT_TRIG1 38
- INT_ALIGN 38
- BOOT_DIS 38
- SECTION 5 – INTERRUPTS 40
- 5.1 – Servicing Interrupts 41
- 6.1 – Detailed Description 45
- 6.3 – DAC Code Examples 47
- 7.1 – Detailed Description 48
- 7.3 – ADC Code Examples 63
- SECTION 8 – SAMPLE AND HOLD 65
- INT_TRIG_EN1 72
- INT_TRIG_EN0 72
- 9.1 – Detailed Description 73
- SECTION 10 – I 81
- 10.2 – I 90
- SECTION 11 – I 94
- C-COMPATIBLE SLAVE INTERFACE 94
- 11.1 – Detailed Description 95
- Detect START 96
- I2CSRI=1 96
- I2CBUS=1 96
- I2CBUSY=1 96
- 100 100
- 101 101
- 102 102
- 104 104
- 105 105
- 106 106
- 107 107
- 108 108
- 109 109
- 110 110
- SPI Slave 111
- 112 112
- 113 113
- 12.2 – SPI System Errors 113
- 114 114
- 115 115
- 116 116
- 117 117
- 118 118
- 119 119
- 120 120
- SECTION 13 – 3-WIRE 121
- 122 122
- 123 123
- Using PWMCN and 124
- 125 125
- 128 128
- 129 129
- 130 130
- 131 131
- 132 132
- 133 133
- 134 134
- FrequencyClockPWM 135
- FrequencyFrame 135
- 136 136
- 137 137
- 138 138
- 15.1 – Overview 138
- 140 140
- 141 141
- 142 142
- 143 143
- 16.1 – Detailed Description 143
- 144 144
- 145 145
- 146 146
- 147 147
- MULTIPLIER 148
- 149 149
- 150 150
- 151 151
- 152 152
- 153 153
- 154 154
- 155 155
- 156 156
- 19.1 - Overview 156
- 157 157
- 158 158
- 159 159
- 160 160
- 20.1 – TAP Controller 160
- 161 161
- 20.2 – TAP State Control 161
- 162 162
- 20.3 – Communication via TAP 162
- 163 163
- 164 164
- 165 165
- 166 166
- 167 167
- 168 168
- 169 169
- 170 170
- 21.2 – Debug Mode 170
- 171 171
- 172 172
- 173 173
- 174 174
- 175 175
- 176 176
- 177 177
- 178 178
- 179 179
- 22.1 – Detailed Description 179
- 180 180
- 181 181
- 182 182
- 22.2 – Bootloader Operation 182
- 183 183
- 184 184
- 22.3 – Bootloader Commands 184
- 185 185
- 186 186
- 187 187
- 188 188
- 189 189
- SECTION 23 – PROGRAMMING 190
- 191 191
- 192 192
- 193 193
- 194 194
- 195 195
- 196 196
- 197 197
- – Controlling Program Flow 197
- 198 198
- 199 199
- – Handling Interrupts 199
- 200 200
- – Accessing the Stack 200
- 201 201
- – Accessing Data Memory 201
- 202 202
- SECTION 24 – INSTRUCTION SET 203
- 204 204
- 205 205
- 206 206
- 207 207
- 208 208
- 209 209
- 210 210
- 211 211
- 212 212
- 213 213
- 214 214
- 215 215
- 216 216
- 217 217
- 218 218
- 219 219
- 220 220
- 221 221
- 222 222
- 223 223
- 224 224
- 225 225
- 226 226
- 227 227
- 228 228
- 229 229
- 230 230
- SECTION 25 – UTILITY ROM 231
- 232 232
- 233 233
- 234 234
- 235 235
- 236 236
- 237 237
- 25.4 Special Functions 237
- 238 238
- 25.5 – Utility ROM Examples 238
- SECTION 26 – MISCELLANEOUS 239
- 240 240
- 26.5 – Device Number and I 240
- C Bootloader Address Disable 240
Prodotti e manuali riguardandi Hardware Maxim-integrated DS4830A Optical Microcontroller
(27 pagine)© 2020, manymanuals.it. Tutti i diritti riservati | 0.042 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Commenti su questo manuale