
DS4830A User’s Guide
135
14.3.2.2 – Local Register PWMCFGn (through PWMDATA [15:0]
PWMCN REG_SEL = 01b
PWMDATA[15:0] PWMCFGn[15:0]
Invert PWM Output. When this bit is set to ‘1’, PWM output is inverted for the selected
PWM channel (determined by the PWM_SEL[3:0] bits).
Reserved. The user should not write to this bit.
Alternate Location: PWM outputs at channels 0 to 7 are multiplexed with the DAC
outputs. By default, the PWM outputs appear at the DAC outputs. When ALT_LOC bit is
set to ‘1’, the PWM outputs will appear at the alternate location (See Table 14-3 for
Local Enable: Setting this bit to ‘1’ will enable the individual PWM channel. PWM
operation will be enabled only when both local enable and the Master Enable M_EN in
PWMCN are enabled. Setting this bit to ‘0’ will disable the individual PWM channel.
Reserved. The user should not write to these bits.
Clock Select. These bits select the PWM clock for the selected PWM channel (which is
selected by PWM_SEL[3:0] bits).
The external clock range is 20MHz to 133MHz.
Reserved. The user should not write to these bits.
Pulse Spreading: These bits enable pulse spreading. The number of slots in a PWM
frame is defined by these bits along with resolution.
Resolution Select. These bits are used to configure PWM resolution (in bits) for selected
PWM channel (which is selected by PWM_SEL[3:0] bits). The PWM Frame frequency is
determined by the clock Frequency programmed and the resolution selected.
N
FrequencyClockPWM
FrequencyFrame
PWM
2
=
Where N is the selected resolution.
Commenti su questo manuale